

ACTS112MS

Radiation Hardened Dual J-K Flip-Flop

January 1996

Features

- Devices QML Qualified in Accordance with MIL-PRF-38535
- Detailed Electrical and Screening Requirements are Contained in SMD# 5962-96714 and Intersil's QM Plan
- 1.25 Micron Radiation Hardened SOS CMOS
- Total Dose>300K RAD (Si)
- Single Event Upset (SEU) Immunity: <1 x 10⁻¹⁰ Errors/Bit/Day (Typ)

- Dose Rate Survivability > 10¹² RAD (Si)/s, 20ns Pulse
- Latch-Up Free Under Any Conditions
- Significant Power Reduction Compared to ALSTTL Logic
- DC Operating Voltage Range 4.5V to 5.5V
- Input Logic Levels
 - VIL = 0.8V Max
 - VIH = VCC/2 Min
- Input Current ≤ 1μA at VOL, VOH
- Fast Propagation Delay 26ns (Max), 16ns (Typ)

Description


The Intersil ACTS112MS is a Radiation Hardened Dual J-K Flip-Flop with Set and Reset. The output change states on the negative transition of the clock (CP1N or CP2N).

The ACTS112MS utilizes advanced CMOS/SOS technology to achieve high-speed operation. This device is a member of radiation hardened, high-speed, CMOS/SOS Logic Family.


The ACTS112MS is supplied in a 16 lead Ceramic Flatpack (K suffix) or a Ceramic Dual-In-Line Package (D suffix).

Pinouts

16 PIN CERAMIC DUAL-IN-LINE MIL-STD-1835, DESIGNATOR CDIP2-T16, LEAD FINISH C TOP VIEW




16 PIN CERAMIC FLATPACK
MIL-STD-1835, DESIGNATOR CDFP4-F16,
LEAD FINISH C
TOP VIEW



Ordering Information

PART NUMBER	TEMPERATURE RANGE	SCREENING LEVEL	PACKAGE	
5962F9671401VEC	-55°C to +125°C	MIL-PRF-38535 Class V	16 Lead SBDIP	
5962F9671401VXC	-55°C to +125°C	MIL-PRF-38535 Class V	16 Lead Ceramic Flatpack	
ACTS112D/Sample	25°C	Sample	16 Lead SBDIP	
ACTS112K/Sample	25°C	Sample	16 Lead Ceramic Flatpack	
ACTS112HMSR	25°C	Die	Die	

Functional Diagram



TRUTH TABLE

INPUTS					OUTPUTS	
S	R	СP	J	К	Q	Q
L	Н	Х	Х	Х	н	L
Н	L	Х	Х	Х	L	Н
L	L	Х	Х	Х	H (Note 2)	H (Note 2)
Н	Н	/	L	L	No Change	
Н	Н	/	Н	L	Н	L
Н	Н	\	L	Н	L	Н
Н	Н	_	Н	Н	Toggle	
Н	Н	Н	Х	Х	No Change	

NOTE:

- 1. H = High Steady State, L = Low Steady State, X = Immaterial, = High-to-Low Transition
- 2. Output States Unpredictable if \overline{S} and \overline{R} Go High Simultaneously after Both being Low at the Same Time

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site http://www.intersil.com

Die Characteristics

DIE DIMENSIONS:

88 mils x 88 mils 2.24mm x 2.24mm

METALLIZATION:

Type: AISi

Metal 1 Thickness: 7.125kÅ ±1.125kÅ Metal 2 Thickness: 9kÅ ±1kÅ

GLASSIVATION:

Type: SiO₂

Thickness: 8kÅ ±1kÅ

WORST CASE CURRENT DENSITY:

 $< 2.0 \times 10^5 \text{A/cm}^2$

BOND PAD SIZE:

110μm x 110μm 4.3 mils x 4.3 mils

Metallization Mask Layout

ACTS112MS K1 (2) R1 (15) CP1 vcc (1) (16)240AUA 169 J1 (3) (14) R2 S1 (4) (13) CP2 Q1 (5) (12) K2 Q1 (6) (11) J2 Dase No. 50432 Part No. 50489 (10) (8) (9) (7) Q2 GND Q2 <u>52</u>